IW4027B flip-flop equivalent, dual j-k flip-flop.
independent Set, Reset, and Clock inputs. Data is accepted when the Clock is LOW and transferred to the output on the positive-going edge of the Clock. The active HIGH as.
of any voltage higher than maximum rated voltages to this should be constrained to the range high-impedance circuit. For.
Image gallery
Download